mirror of
https://codeberg.org/canoeboot/cbmk.git
synced 2025-05-12 18:35:21 +01:00

while cherry picking other recent lbmk changes, i skipped the coreboot updates, because the lbmk ones were done in mayn commits. it's more efficient just to do it all in bulk, when adapting for canoeboot. Signed-off-by: Leah Rowe <leah@libreboot.org>
33 lines
968 B
Diff
33 lines
968 B
Diff
From 9c4f10522297ff5e8e960e4e3e190d22859974af Mon Sep 17 00:00:00 2001
|
|
From: Leah Rowe <leah@libreboot.org>
|
|
Date: Mon, 6 Jan 2025 01:53:53 +0000
|
|
Subject: [PATCH 15/24] src/intel/x4x: Disable stack overflow debug
|
|
|
|
Signed-off-by: Leah Rowe <leah@libreboot.org>
|
|
---
|
|
src/northbridge/intel/x4x/Kconfig | 9 +++++++++
|
|
1 file changed, 9 insertions(+)
|
|
|
|
diff --git a/src/northbridge/intel/x4x/Kconfig b/src/northbridge/intel/x4x/Kconfig
|
|
index 1803ef5733..7129aabf72 100644
|
|
--- a/src/northbridge/intel/x4x/Kconfig
|
|
+++ b/src/northbridge/intel/x4x/Kconfig
|
|
@@ -32,6 +32,15 @@ config ECAM_MMCONF_BUS_NUMBER
|
|
int
|
|
default 256
|
|
|
|
+# Override DEBUG Kconfig to avoid false alarm about stack overflow.
|
|
+config DEBUG_STACK_OVERFLOW_BREAKPOINTS
|
|
+ bool
|
|
+ default n
|
|
+
|
|
+config DEBUG_STACK_OVERFLOW_BREAKPOINTS_IN_ALL_STAGES
|
|
+ bool
|
|
+ default n
|
|
+
|
|
# This number must be equal or lower than what's reported in ACPI PCI _CRS
|
|
config DOMAIN_RESOURCE_32BIT_LIMIT
|
|
default 0xfec00000
|
|
--
|
|
2.39.5
|
|
|